( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Scalable and Efficient In-Memory Interconnect Architecture for Automata Processing.

, , , , и . IEEE Comput. Archit. Lett., 18 (2): 87-90 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Seyed Enayatolah Sadredini

Elaheh Massih-Mäurer

 

Другие публикации лиц с тем же именем

An overview of micron's automata processor., , , , , , , , и . CODES+ISSS, стр. 14:1-14:3. ACM, (2016)eAP: A Scalable and Efficient In-Memory Accelerator for Automata Processing., , , , и . MICRO, стр. 87-99. ACM, (2019)ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata., , , , , , и . MICRO, стр. 921-932. IEEE Computer Society, (2018)MAGIC-DHT: Fast in-memory computing for Discrete Hadamard Transform., , , , и . Integr., (ноября 2023)Frequent subtree mining on the automata processor: challenges and opportunities., , , и . ICS, стр. 4:1-4:11. ACM, (2017)AutomataZoo: A Modern Automata Processing Benchmark Suite., , , , , , , , , и 1 other автор(ы). IISWC, стр. 13-24. IEEE Computer Society, (2018)Neural computation for robust and holographic face detection., , , , , , , , и . DAC, стр. 31-36. ACM, (2022)An improved scheme for pre-computed patterns in core-based SoC architecture., , , , и . EWDTS, стр. 1-6. IEEE Computer Society, (2016)Test Generation and Scheduling for a Hybrid BIST Considering Test Time and Power Constraint., , , и . CoRR, (2017)BILBO-friendly Hybrid BIST Architecture with Asymmetric Polynomial Reseeding., , , и . CoRR, (2017)