( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
IBM Blue Gene/Q memory subsystem with speculative execution and transactional memory.

, , , , , , , и . IBM J. Res. Dev., 57 (1/2): 7 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Dietmar Schaal

Gotthold Schaal

Adolf Schaal

Hartwig Schaal

Stephan Schaal

 

Другие публикации лиц с тем же именем

Efficient AI System Design With Cross-Layer Approximate Computing., , , , , , , , , и 30 other автор(ы). Proc. IEEE, 108 (12): 2232-2250 (2020)A 7nm 4-Core AI Chip with 25.6TFLOPS Hybrid FP8 Training, 102.4TOPS INT4 Inference and Workload-Aware Throttling., , , , , , , , , и 34 other автор(ы). ISSCC, стр. 144-146. IEEE, (2021)A 7-nm Four-Core Mixed-Precision AI Chip With 26.2-TFLOPS Hybrid-FP8 Training, 104.9-TOPS INT4 Inference, and Workload-Aware Throttling., , , , , , , , , и 34 other автор(ы). IEEE J. Solid State Circuits, 57 (1): 182-197 (2022)DeepTools: Compiler and Execution Runtime Extensions for RaPiD AI Accelerator., , , , , , , , , и 3 other автор(ы). IEEE Micro, 39 (5): 102-111 (2019)RaPiD: AI Accelerator for Ultra-low Precision Training and Inference., , , , , , , , , и 44 other автор(ы). ISCA, стр. 153-166. IEEE, (2021)A 3.0 TFLOPS 0.62V Scalable Processor Core for High Compute Utilization AI Training and Inference., , , , , , , , , и 33 other автор(ы). VLSI Circuits, стр. 1-2. IEEE, (2020)14.1 A Software-Assisted Peak Current Regulation Scheme to Improve Power-Limited Inference Performance in a 5nm AI SoC., , , , , , , , , и 36 other автор(ы). ISSCC, стр. 254-256. IEEE, (2024)Efficient fault simulation on many-core processors., , , и . DAC, стр. 380-385. ACM, (2010)