( en | de | ru )

 

Disambiguation of "Tsai, Chia-Chun"

Author of the publication

copydeleteadd this publication to your clipboard
Coupling aware RLC-based clock routings for crosstalk minimization.

, , , , and . ISCAS, IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chia-Chun Lu

Chia-Chun Liang

Chia-chun Gu

Yu-Chun Tsai

Yin-chun Tsai-Stürenberg

 

Other publications of authors with the same name

Performance driven bus buffer insertion., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (4): 429-437 (1996)An H-V alternating router., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 11 (8): 976-991 (1992)NEWS: a net-even-wiring system for the routing on a multilayer PGA package., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 17 (2): 182-189 (1998)Coupling aware RLC-based clock routings for crosstalk minimization., , , , and . ISCAS, IEEE, (2006)X-clock routing based on pattern matching., , , , and . SoCC, page 357-360. IEEE, (2008)Antenna Violation Avoidance/Fixing for X-clock routing., , , and . ISQED, page 508-514. IEEE, (2010)An H-V Tile-Expansion Router., , and . J. Inf. Sci. Eng., 6 (3): 173-189 (1990)Using Stack Reconstruction on RTL Orthogonal Scan Chain Design., , , , and . J. Inf. Sci. Eng., 22 (6): 1585-1599 (2006)Generalized terminal connectivity problem for multilayer layout scheme., , and . Comput. Aided Des., 22 (7): 423-433 (1990)A Bisection-Based Power Reduction Design for CMOS Flash Analog-to-Digital converters., , and . Journal of Circuits, Systems, and Computers, 18 (5): 933-945 (2009)