( en | de | ru )

 

Disambiguation of "Haene, Simon"

Author of the publication

copydeleteadd this publication to your clipboard
Regularized Frequency Domain Equalization Algorithm and its VLSI Implementation.

, , , and . ISCAS, page 3530-3533. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Waltraud Haenel

Hans-Dieter Haenel

Monika Haenel

Monika Haenelt

Andreas Haenel

 

Other publications of authors with the same name

A Frame-Start Detector for a 4×4 MIMO-OFDM System., , , , , and . ICASSP (4), page 425-428. IEEE, (2006)FFT Processor for OFDM Channel Estimation., , , , and . ISCAS, page 1417-1420. IEEE, (2007)Silicon implementation of an MMSE-based soft demapper for MIMO-BICM., , , , , and . ISCAS, IEEE, (2006)Regularized Frequency Domain Equalization Algorithm and its VLSI Implementation., , , and . ISCAS, page 3530-3533. IEEE, (2007)Towards an AES crypto-chip resistant to differential power analysis., , , , , and . ESSCIRC, page 307-310. IEEE, (2004)Algorithm and VLSI architecture for linear MMSE detection in MIMO-OFDM systems., , , , , and . ISCAS, IEEE, (2006)VLSI Implementation of a High-Speed Iterative Sorted MMSE QR Decomposition., , , , , and . ISCAS, page 1421-1424. IEEE, (2007)System-level characterization of a real-time 4×4 MIMO-OFDM transceiver on FPGA., , and . EUSIPCO, page 1146-1150. IEEE, (2007)A Real-Time 4-Stream MIMO-OFDM Transceiver: System Design, FPGA Implementation, and Characterization., , and . IEEE J. Sel. Areas Commun., 26 (6): 877-889 (2008)A 0.25 μm 0.92 mW per Mb/s Viterbi decoder featuring resonant clocking for ultra-low-power 54 Mb/s WLAN communication., , , , , , , and . CICC, page 451-454. IEEE, (2007)