( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Software-directed power-aware interconnection networks.

, , и . ACM Trans. Archit. Code Optim., 4 (1): 5 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Nikolaos Vassos

Vassos Partassides

Eric Soteriou

 

Другие публикации лиц с тем же именем

An Interposer-Based Root of Trust: Seize the Opportunity for Secure System-Level Integration of Untrusted Chiplets., , , , , и . CoRR, (2019)Designing High-Performance, Power-Efficient NoCs With Embedded Silicon-in-Silica Nanophotonics., , , и . NOCS, стр. 30:1-30:2. ACM, (2015)Exploring the Design Space of Self-Regulating Power-Aware On/Off Interconnection Networks., и . IEEE Trans. Parallel Distributed Syst., 18 (3): 393-408 (2007)Intelligent NOC Hotspot Prediction., , и . ISVLSI (Selected papers), том 105 из Lecture Notes in Electrical Engineering, стр. 3-16. Springer, (2010)Intelligent On/Off Link Management for On-chip Networks., , и . ISVLSI, стр. 343-344. IEEE Computer Society, (2011)Virtualizing Virtual Channels for Increased Network-on-Chip Robustness and Upgradeability., , , и . ISVLSI, стр. 21-26. IEEE Computer Society, (2012)Toward Fault-Tolerant Deadlock-Free Routing in HyperSurface-Embedded Controller Networks., , , , и . IEEE Netw. Lett., 2 (3): 140-144 (2020)Interposer-Based Root of Trust., , , , , и . CoRR, (2021)Intelligent On/Off Dynamic Link Management for On-Chip Networks., , и . J. Electr. Comput. Eng., (2012)Dynamic fault-tolerant routing algorithm for networks-on-chip based on localised detouring paths., , и . IET Comput. Digit. Tech., (2013)