( en | de | ru )

 

Disambiguation of "Racunas, Paul"

Author of the publication

copydeleteadd this publication to your clipboard
Perturbation-based Fault Screening.

, , , and . HPCA, page 169-180. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Heidi Paul-Toebelmann

Volker Pauls

Hans Jürgen Paulsen

Heinz-Josef Paul

Maja Pauli

 

Other publications of authors with the same name

Characterizing and Mitigating Soft Errors in GPU DRAM., , , , , , , , and . IEEE Micro, 42 (4): 69-77 (2022)Resiliency of automotive object detection networks on GPU architectures., , , , , , and . ITC, page 1-9. IEEE, (2019)Partitioned first-level cache design for clustered microarchitectures., and . ICS, page 22-31. ACM, (2003)Estimating Silent Data Corruption Rates Using a Two-Level Model., , , , , , , , , and . CoRR, (2020)On the Measurement of Safe Fault Failure Rates in High-Performance Compute Processors., , , , and . ITC, page 1-10. IEEE, (2020)Reducing the Performance Impact of Instruction Cache Misses by Writing Instructions into the Reservation Stations Out-of-Order., , and . MICRO, page 34-43. ACM/IEEE Computer Society, (1997)Characterizing and Mitigating Soft Errors in GPU DRAM., , , , , , , , and . MICRO, page 641-653. ACM, (2021)Perturbation-based Fault Screening., , , and . HPCA, page 169-180. IEEE Computer Society, (2007)Low Overhead Tag Error Mitigation for GPU Architectures., , , , and . DSN, page 314-321. IEEE Computer Society, (2018)