Author of the publication

Schedulability-Driven Communication Synthesis for Time Triggered Embedded Systems.

, , and . RTCSA, page 287-294. IEEE Computer Society, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Bandwidth-efficient controller-server co-design with stability guarantees., , , and . DATE, page 1-6. European Design and Automation Association, (2014)Minimization of average execution time based on speculative FPGA configuration prefetch., , and . ReConFig, page 1-8. IEEE, (2012)Dynamic configuration prefetching based on piecewise linear prediction., , and . DATE, page 815-820. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Cache-Aware Kernel Tiling: An Approach for System-Level Performance Optimization of GPU-Based Applications., , , and . DATE, page 570-575. IEEE, (2019)Process-variation and temperature aware soc test scheduling using particle swarm optimization., , and . IDT, page 1-6. IEEE, (2011)Timing analysis and conditional scheduling in a real-time system design environment., and . RTS, page 214-219. IEEE, (1994)Scheduling with bus access optimization for distributed embedded systems., , , and . IEEE Trans. Very Large Scale Integr. Syst., 8 (5): 472-491 (2000)Control-Quality-Driven Design of Embedded Control Systems with Stability Guarantees., , , , and . IEEE Des. Test, 35 (4): 38-46 (2018)Post-synthesis back-annotation of timing information in behavioral VHDL., , , and . J. Syst. Archit., 42 (9-10): 725-741 (1997)Digital system simulation with VHDL in a high-level synthesis system.. Microprocess. Microprogramming, 35 (1-5): 263-269 (1992)