( en | de | ru )

 

Disambiguation of "Cardoso, João M. P."

Author of the publication

copydeleteadd this publication to your clipboard
A Study on Hyperparameter Configuration for Human Activity Recognition.

, , , , and . SOCO, volume 950 of Advances in Intelligent Systems and Computing, page 47-56. Springer, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gil dos Santos Guerreiro João

João Barros

João Fonseca

João Carreira

João Matos

 

Other publications of authors with the same name

Context Inference for Mobile Applications in the UPCASE Project., , , , , and . MOBILWARE, volume 7 of Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, page 352-365. Springer, (2009)ARCHITECT-R: A System for Reconfigurable Robots Design., , , , , , and . SAC, page 679-683. ACM, (2003)C and OpenCL generation from MATLAB., , and . SAC, page 1315-1320. ACM, (2015)Graph-Based Code Restructuring Targeting HLS for FPGAs., and . ARC, volume 11444 of Lecture Notes in Computer Science, page 230-244. Springer, (2019)AutoPar-Clava: An Automatic Parallelization source-to-source tool for C code applications., , , and . PARMA-DITAM@HiPEAC, page 13-19. ACM, (2018)On Coding Techniques for Targeting FPGAs via OpenCL., , and . PARCO, volume 32 of Advances in Parallel Computing, page 652-663. IOS Press, (2017)Impact of Vectorization Over 16-bit Data-Types on GPUs., , and . PARMA-DITAM@HiPEAC, page 32-38. ACM, (2018)Pipelining data-dependent tasks in FPGA-based multicore architectures., and . Microprocess. Microsystems, (2016)A Reconfigurable Architecture for Binary Acceleration of Loops with Memory Accesses., , and . ACM Trans. Reconfigurable Technol. Syst., 7 (4): 29:1-29:20 (2015)Dynamic Partial Reconfiguration of Customized Single-Row Accelerators., , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (1): 116-125 (2019)