Author of the publication

Total power optimization combining placement, sizing and multi-Vt through slack distribution management.

, , and . ASP-DAC, page 352-357. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Light in AI: Toward Efficient Neurocomputing With Optical Neural Networks - A Tutorial., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (6): 2581-2585 (2022)Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization., , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (9): 1613-1626 (2018)An OTA-Less Second-Order VCO-Based CT $\Delta\Sigma$ Modulator Using an Inherent Passive Integrator and Capacitive Feedback., , and . IEEE J. Solid State Circuits, 55 (5): 1337-1350 (2020)Powernet: SOI Lateral Power Device Breakdown Prediction With Deep Neural Networks., , , , , , and . IEEE Access, (2020)On the Approximation Resiliency of Logic Locking and IC Camouflaging Schemes., , , , and . IEEE Trans. Inf. Forensics Secur., 14 (2): 347-359 (2019)A high-performance triple patterning layout decomposer with balanced density., , , , , and . ICCAD, page 163-169. IEEE, (2013)Skew Bounded Buffer Tree Resynthesis For Clock Power Optimization., , , , , and . ACM Great Lakes Symposium on VLSI, page 87-90. ACM, (2015)Machine learning and pattern matching in physical design., , , and . ASP-DAC, page 286-293. IEEE, (2015)Total power optimization combining placement, sizing and multi-Vt through slack distribution management., , and . ASP-DAC, page 352-357. IEEE, (2008)BOB-router: A new buffering-aware global router with over-the-block routing resources optimization., , and . ASP-DAC, page 513-518. IEEE, (2014)