Author of the publication

Design of Mixed-Voltage-Tolerant Crystal Oscillator Circuit in Low-Voltage CMOS Technology.

, , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (5): 966-974 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ESD Protection Design of High-Linearity SPDT CMOS T/R Switch for Cellular Applications., and . ISCAS, page 1-5. IEEE, (2019)The impact of low-holding-voltage issue in high-voltage CMOS technology and the design of latchup-free power-rail ESD clamp circuit for LCD driver ICs., and . IEEE J. Solid State Circuits, 40 (8): 1751-1759 (2005)Design of a Bone-Guided Cochlear Implant Microsystem With Monopolar Biphasic Multiple Stimulations and Evoked Compound Action Potential Acquisition and Its In Vivo Verification., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 56 (10): 3062-3076 (2021)A Digitally Dynamic Power Supply Technique for 16-Channel 12 V-Tolerant Stimulator Realized in a 0.18- μm 1.8-V/3.3-V Low-Voltage CMOS Process., , , and . IEEE Trans. Biomed. Circuits Syst., 11 (5): 1087-1096 (2017)Implantable Stimulator for Epileptic Seizure Suppression With Loading Impedance Adaptability., , and . IEEE Trans. Biomed. Circuits Syst., 7 (2): 196-203 (2013)On-glass digital-to-analog converter with gamma correction for panel data driver., , and . ICECS, page 202-205. IEEE, (2008)Design considerations and clinical applications of closed-loop neural disorder control SoCs., , , , , , , , and . ASP-DAC, page 295-298. IEEE, (2017)Design of Multiple-Charge-Pump System for Implantable Biomedical Applications., and . BioCAS, page 1-4. IEEE, (2018)On-Chip Transient Detection Circuit for System-Level ESD Protection in CMOS ICs., , and . CICC, page 361-364. IEEE, (2006)An ESD-protected 5-GHz differential low-noise amplifier in a 130-nm CMOS process., and . CICC, page 233-236. IEEE, (2008)