( en | de | ru )

 

Disambiguation of "Hsieh, Min-Han"

Author of the publication

copydeleteadd this publication to your clipboard
A 8.1/5.4/2.7/1.62 Gb/s receiver for DisplayPort Version 1.3 with automatic bit-rate tracking scheme.

, , , , , and . ISCAS, page 2393-2396. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liang-Han Hsieh

Chi-Min Hsieh

Han Min Woo

Min-chü Han

Marianne Min-Jean Hsieh

 

Other publications of authors with the same name

System-impact analysis of a large-scale offshore wind farm connected to Taiwan power system., , , , and . IAS, page 1-6. IEEE, (2013)A 8.1/5.4/2.7/1.62 Gb/s receiver for DisplayPort Version 1.3 with automatic bit-rate tracking scheme., , , , , and . ISCAS, page 2393-2396. IEEE, (2015)A 6.7MHz-to-1.24GHz 0.0318mm2 fast-locking all-digital DLL in 90nm CMOS., , , and . ISSCC, page 244-246. IEEE, (2012)A 1.2V 6.4GHz 181ps 64-bit CD domino adder with DLL measurement technique., , , , , , and . ISCAS, page 1423-1426. IEEE, (2011)A 160MHz-to-2GHz low jitter fast lock all-digital DLL with phase tracking technique., , , , , and . ISCAS, page 553-556. IEEE, (2015)A 12 Gb/s chip-to-chip AC coupled transceiver., , , , , , and . ISCAS, page 1692-1695. IEEE, (2011)A 2 - 8 GHz multi-phase distributed DLL using phase insertion in 90 nm., , , , and . ISCAS, page 2015-2018. IEEE, (2012)A 10-bit current-steering DAC for HomePlug AV2 powerline communication system in 90nm CMOS., , , , and . ISCAS, page 2034-2037. IEEE, (2013)An at-speed self-testable technique for the high speed domino adder., , , , , and . CICC, page 1-4. IEEE, (2011)A 52 dBc MTPR line driver for powerline communication HomePlug AV standard in 0.18-μm CMOS technology., , , , and . ISCAS, page 1404-1407. IEEE, (2013)