( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Guest Editorial Introduction to the Special Issue on the 2021 IEEE International Solid-State Circuits Conference (ISSCC).

, , , , и . IEEE J. Solid State Circuits, 56 (12): 3547-3550 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Nagendra Nath Mehrotra

Nagendra Narayan Thakur

Nagendra Bhargava Bharatula

 

Другие публикации лиц с тем же именем

A 12.5 mW, 11.1 nV√Hz, -115 dB THD, Settling, 18 bit SAR ADC Driver in 0.6 µm CMOS., , и . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (5): 443-447 (2016)Spur reduction in wideband PLLs by random positioning of charge pump current pulses., и . ISCAS, стр. 3397-3400. IEEE, (2010)Electronic time stretching for fast digitization.. ISCAS, стр. 1391-1394. IEEE, (2011)Micropower low-voltage analog filter in a digital CMOS process., и . IEEE J. Solid State Circuits, 38 (6): 1063-1067 (2003)A 5.3-GHz programmable divider for HiPerLAN in 0.25-μm CMOS., и . IEEE J. Solid State Circuits, 35 (7): 1019-1024 (2000)Guest Editorial Introduction to the Special Issue on the 2021 IEEE International Solid-State Circuits Conference (ISSCC)., , , , и . IEEE J. Solid State Circuits, 56 (12): 3547-3550 (2021)Negative Feedback System and Circuit Design., и . VLSI Design, стр. 35-36. IEEE Computer Society, (2009)Oversampling Analog-to-Digital Converter Design., и . VLSI Design, стр. 7. IEEE Computer Society, (2008)Simulation of Divider Phase Noise and Spurious Tones in Integer-N PLLs., и . ICECS, стр. 1-5. IEEE, (2023)Settling Time Reduction in a Phase-Locked Loop using Pre-emphasis., и . APCCAS, стр. 11-15. IEEE, (2023)