Author of the publication

An Efficient VLSI Implementation of Distributed Architecture for DWT.

, , , , and . MMSP, page 364-367. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Dynamic-Adjusting Threshold-Voltage Scheme for FinFETs low power designs., , , , , , , and . ISCAS, page 129-132. IEEE, (2013)A CMOS Differential Difference Amplifier with Reduced Nonlinearity Error of Interpolation for Interpolating ADCs., , and . APCCAS, page 9-12. IEEE, (2006)Design of Low-Power High-Performance FinFET Standard Cells., , , , , and . CSSP, 37 (5): 1789-1806 (2018)Balance Differential Coherent Bit Synchronization Algorithm for GNSS Receiver., , , and . IEICE Trans. Commun., 98-B (6): 1133-1140 (2015)Designing a 3D Graphics Processor for Mobile Applications., , and . ASICON, page 1-4. IEEE, (2019)A Novel Polymorphic Gate Based Circuit Fingerprinting Technique., , , , , , and . ACM Great Lakes Symposium on VLSI, page 141-146. ACM, (2018)A Discrete STFT Processor for Real-time Spectrum Analysis., , and . APCCAS, page 1943-1946. IEEE, (2006)Ultralow-power high-speed flip-flop based on multimode FinFETs., , , , , and . Sci. China Inf. Sci., 59 (4): 042404:1-042404:11 (2016)Multimodal Emotion Recognition Model using Physiological Signals., , , , and . CoRR, (2019)A 64K-Neuron 64M-1b-Synapse 2.64pJ/SOP Neuromorphic Chip With All Memory on Chip for Spike-Based Models in 65nm CMOS., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (7): 2655-2659 (2021)