Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Design of Low-Power High-Performance FinFET Standard Cells.

T. Wang, X. Cui, K. Liao, N. Liao, D. Yu, and X. Cui. CSSP, 37 (5): 1789-1806 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Keqiang Cui

Yifang Cui

Ai Cui

Huiling Cui

Cui Zhou

Other publications of authors with the same name

The synthesis method of logic circuits based on the iMemComp gates.X. Cui, Q. Lin, X. Cui, F. Wei, X. Liu, and J. Kang. Integr., (2020)Towards Lossless ANN-SNN Conversion under Ultra-Low Latency with Dual-Phase Optimization.Z. Wang, S. Lian, Y. Zhang, X. Cui, R. Yan, and H. Tang. CoRR, (2022)The Synthesis Method of Logic Circuits Based on the NMOS-Like RRAM Gates.X. Cui, Y. Ma, F. Wei, and X. Cui. IEEE Access, (2021)ESSA: Design of a Programmable Efficient Sparse Spiking Neural Network Accelerator.Y. Kuang, X. Cui, Z. Wang, C. Zou, Y. Zhong, K. Liu, Z. Dai, D. Yu, Y. Wang, and R. Huang. IEEE Trans. Very Large Scale Integr. Syst., 30 (11): 1631-1641 (2022)Ultra-low power dissipation of improved complementary pass-transistor adiabatic logic circuits based on FinFETs.K. Liao, X. Cui, N. Liao, K. Ma, D. Wu, W. Wei, R. Li, and D. Yu. Sci. China Inf. Sci., 57 (4): 1-13 (2014)Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits.T. Wang, X. Cui, Y. Ni, D. Yu, and X. Cui. IEEE Trans. Very Large Scale Integr. Syst., 26 (10): 1922-1929 (2018)High-Performance Noninvasive Side-Channel Attack Resistant ECC Coprocessor for GF(2m ).K. Liao, X. Cui, N. Liao, T. Wang, D. Yu, and X. Cui. IEEE Trans. Ind. Electron., 64 (1): 727-738 (2017)A design of high performance full adder with memristors.K. Zhang, X. Cui, and X. Cui. ASICON, page 746-479. IEEE, (2017)Employing the mixed FBB/RBB in the design of FinFET logic gates.T. Wang, X. Cui, K. Liao, N. Liao, Y. Ni, D. Yu, and X. Cui. ASICON, page 1-4. IEEE, (2015)A high-efficient and accurate fault model aiming at FPGA-based AES cryptographic applications.N. Liao, X. Cui, T. Wang, K. Liao, Y. Ni, D. Yu, and X. Cui. ASICON, page 1-4. IEEE, (2015)

BibSonomy

Disambiguation of "Cui, Xiaoxin"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Design of Low-Power High-Performance FinFET Standard Cells.

Please choose a person to relate this publication to

Keqiang Cui

Yifang Cui

Ai Cui

Huiling Cui

Cui Zhou

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Cui, Xiaoxin"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Design of Low-Power High-Performance FinFET Standard Cells.

Please choose a person to relate this publication to

Keqiang Cui

Yifang Cui

Ai Cui

Huiling Cui

Cui Zhou

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Design of Low-Power High-Performance FinFET Standard Cells.