( en | de | ru )

 

Disambiguation of "Choi, Won Ho"

Author of the publication

copydeleteadd this publication to your clipboard
On the Optimal Refresh Power Allocation for Energy-Efficient Memories.

, , , and . GLOBECOM, page 1-6. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Won Chul Choi

Myung-Won Choi

Won-Young Choi

Soon Won Choi

Sung-Won Choi

 

Other publications of authors with the same name

Circuit techniques for mitigating short-term vth instability issues in successive approximation register (SAR) ADCs., , and . CICC, page 1-4. IEEE, (2015)A Study on the Value Change of Digital Image According to Digital Technology., and . J. Inform. and Commun. Convergence Engineering, 8 (5): 595-601 (2010)On the Optimal Refresh Power Allocation for Energy-Efficient Memories., , , and . GLOBECOM, page 1-6. IEEE, (2019)Efficient execution of application applets based on persistent object caching in Java card system., , , and . ICHIT, volume 321 of ACM International Conference Proceeding Series, page 268-272. ACM, (2009)Improving Noise Tolerance of Hardware Accelerated Artificial Neural Networks., , , , and . ICMLA, page 797-801. IEEE, (2018)A Novel Buffer Cache Scheme Using Java Card Object with High Locality for Efficient Java Card Applications., , , , and . ICHIT, volume 4413 of Lecture Notes in Computer Science, page 500-510. Springer, (2006)The low-power and low-area PWM by light intensity for photoflash in 0.35-µm CMOS., , , , and . ISCAS, page 1724-1727. IEEE, (2008)A 14b extended counting ADC implemented in a 24Mpixel APS-C CMOS image sensor., , , , , , , , , and 9 other author(s). ISSCC, page 390-392. IEEE, (2012)A Physical Unclonable Function based on Capacitor Mismatch in a Charge-Redistribution SAR-ADC., , , , and . ISCAS, page 1-5. IEEE, (2018)A 0.31-1 GHz Fast-Corrected Duty-Cycle Corrector With Successive Approximation Register for DDR DRAM Applications., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 20 (8): 1524-1528 (2012)