Author of the publication

Amber: A 367 GOPS, 538 GOPS/W 16nm SoC with a Coarse-Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra.

, , , , , , , , , , , , , , , , , , , , , , and . VLSI Technology and Circuits, page 70-71. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Amber: Coarse-Grained Reconfigurable Array-Based SoC for Dense Linear Algebra Acceleration., , , , , , , , , and 13 other author(s). HCS, page 1-30. IEEE, (2022)Creating an Agile Hardware Design Flow., , , , , , , , , and 22 other author(s). DAC, page 1-6. IEEE, (2020)Accelerating Large-Scale Graph Analytics with FPGA and HMC., , , and . FCCM, page 82. IEEE Computer Society, (2017)The Sparse Abstract Machine., , , , , , , and . ASPLOS (3), page 710-726. ACM, (2023)Accelerating Graph Analytics by Co-Optimizing Storage and Access on an FPGA-HMC Platform., , , and . FPGA, page 239-248. ACM, (2018)Amber: A 16-nm System-on-Chip With a Coarse- Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra., , , , , , , , , and 12 other author(s). IEEE J. Solid State Circuits, 59 (3): 947-959 (March 2024)Automating System Configuration., , , , , , and . FMCAD, page 102-111. IEEE, (2021)Amber: A 367 GOPS, 538 GOPS/W 16nm SoC with a Coarse-Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra., , , , , , , , , and 13 other author(s). VLSI Technology and Circuits, page 70-71. IEEE, (2022)The Sparse Abstract Machine., , , , , , , and . CoRR, (2022)AHA: An Agile Approach to the Design of Coarse-Grained Reconfigurable Accelerators and Compilers., , , , , , , , , and 23 other author(s). ACM Trans. Embed. Comput. Syst., 22 (2): 35:1-35:34 (March 2023)