( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Expressing logical and temporal conditions in simulation environments: TPDL*.

, , , и . Microprocessing and Microprogramming, 26 (4): 241-252 (1989)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Giordano Paolo

Paolo Molteni

Paolo Bavaj

Paolo Fornara

Paolo Pierobon

 

Другие публикации лиц с тем же именем

Cross-fertilizing FSM verification techniques and sequential diagnosis., , , , и . EURO-DAC, стр. 306-311. IEEE Computer Society Press, (1992)SAT solver management strategies in IC3: an experimental approach., , , , и . Formal Methods Syst. Des., 50 (1): 39-74 (2017)TPDL: Extended Temporal Profile Description Language., , , и . Softw. Pract. Exp., 21 (4): 355-374 (1991)Symbolic traversals of data paths with auxiliary variables., , и . Great Lakes Symposium on VLSI, стр. 93-96. IEEE, (1994)Verification and synthesis of counters based on symbolic techniques., , , и . ED&TC, стр. 176-181. IEEE Computer Society, (1997)A functional approach to formal hardware verification: the MTI experience., , , и . ICCD, стр. 592-595. IEEE, (1988)Trading-Off SAT Search and Variable Quantifications for Effective Unbounded Model Checking., , , , , и . FMCAD, стр. 1-8. IEEE, (2008)Diagnosis oriented test pattern generation., , , и . EURO-DAC, стр. 470-474. IEEE Computer Society, (1990)A simulation-based approach to test pattern generation for synchronous sequential circuits., , , и . VTS, стр. 263-267. IEEE Computer Society, (1992)Automated abstraction by incremental refinement in interpolant-based model checking., , и . ICCAD, стр. 129-136. IEEE Computer Society, (2008)