Author of the publication

Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization.

, , , , , , , , , and . SIGMETRICS, page 323-336. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Zorua: Enhancing Programming Ease, Portability, and Performance in GPUs by Decoupling Programming Models from Resource Management., , , , , , , and . CoRR, (2018)Last-level cache deduplication., , , and . ICS, page 53-62. ACM, (2014)A Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failures in DRAM., , , , and . IEEE Comput. Archit. Lett., 16 (2): 88-93 (2017)Rank idle time prediction driven last-level cache writeback., , and . MSPC, page 21-29. ACM, (2012)Accelerating pointer chasing in 3D-stacked memory: Challenges, mechanisms, evaluation., , , , , , and . ICCD, page 25-32. IEEE Computer Society, (2016)Cross-Failure Bug Detection in Persistent Memory Programs., , , , , and . ASPLOS, page 1187-1202. ACM, (2020)ASPLOS 2020 was canceled because of COVID-19..Zorua: A holistic approach to resource virtualization in GPUs., , , , , , , , and . MICRO, page 15:1-15:14. IEEE Computer Society, (2016)PMTest: A Fast and Flexible Testing Framework for Persistent Memory Programs., , , , and . ASPLOS, page 411-425. ACM, (2019)Reducing DRAM Latency by Exploiting Design-Induced Latency Variation in Modern DRAM Chips., , , , , , , and . CoRR, (2016)Simultaneous Multi Layer Access: A High Bandwidth and Low Cost 3D-Stacked Memory Interface., , , , and . CoRR, (2015)