Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Optimized Hierarchical Cascaded Processing., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (4): 884-894 (2018)DepFiN: A 12-nm Depth-First, High-Resolution CNN Processor for IO-Efficient Inference., , and . IEEE J. Solid State Circuits, 58 (5): 1425-1435 (May 2023)Breaking High-Resolution CNN Bandwidth Barriers With Enhanced Depth-First Execution., and . IEEE J. Emerg. Sel. Topics Circuits Syst., 9 (2): 323-331 (2019)Minimum energy quantized neural networks., , , and . ACSSC, page 1921-1925. IEEE, (2017)DeFiNES: Enabling Fast Exploration of the Depth-first Scheduling Space for DNN Accelerators through Analytical Modeling., , , and . CoRR, (2022)DeFiNES: Enabling Fast Exploration of the Depth-first Scheduling Space for DNN Accelerators through Analytical Modeling., , , and . HPCA, page 570-583. IEEE, (2023)Efficiently Combining SVD, Pruning, Clustering and Retraining for Enhanced Neural Network Compression., , , and . EMDL@MobiSys, page 1-6. ACM, (2018)11.3 Metis AIPU: A 12nm 15TOPS/W 209.6TOPS SoC for Cost- and Energy-Efficient Inference at the Edge., , , , , , , , , and 38 other author(s). ISSCC, page 212-214. IEEE, (2024)DepFiN: A 12nm, 3.8TOPs depth-first CNN processor for high res. image processing., and . VLSI Circuits, page 1-2. IEEE, (2021)