Author of the publication

Towards a hardware-assisted information flow tracking ecosystem for ARM processors.

, , , , , and . FPL, page 1-2. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

IBC-EI: An Instruction Based Compression method with Encryption and Integrity Checking., , , , , , and . ReCoSoC, page 138-145. Univ. Montpellier II, (2007)Design and Implementation of a Multi-Core Crypto-Processor for Software Defined Radios., , , , and . ARC, volume 6578 of Lecture Notes in Computer Science, page 29-40. Springer, (2011)Work in Progress: Thwarting Timing Attacks in Microcontrollers using Fine-grained Hardware Protections., , , , , , , and . EuroS&P Workshops, page 304-310. IEEE, (2023)3DMIA: a multi-objective artificial immune algorithm for 3D-MPSoC multi-application 3D-NoC mapping., , , , , and . GECCO (Companion), page 167-168. ACM, (2013)Closed-loop-based self-adaptive Hardware/Software-Embedded systems: Design methodology and smart cam case study., , and . ACM Trans. Embed. Comput. Syst., 10 (3): 38:1-38:28 (2011)Protecting Behavioral IPs During Design Time: Key-Based Obfuscation Techniques for HLS in the Cloud., , , and . Behavioral Synthesis for Hardware Security, (2022)3D-LeukoNoC: A dynamic NoC protection., , , , , and . ReConFig, page 1-6. IEEE, (2014)A small and adaptive coprocessor for information flow tracking in ARM SoCs., , , , , , and . ReConFig, page 1-8. IEEE, (2018)Dynamic NoC-based architecture for MPSoC security implementation., , , , and . SBCCI, page 197-202. ACM, (2011)Run-time Detection of Prime + Probe Side-Channel Attack on AES Encryption Algorithm., , , , , and . GIIS, page 1-5. IEEE, (2018)