Author of the publication

Skeleton-based design and simulation flow for Computation-in-Memory architectures.

, , , , , and . NANOARCH, page 165-170. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Computation in Memory for Data-Intensive Applications: Beyond CMOS and beyond Von- Neumann.. SCOPES, page 1. ACM, (2015)Memristor based memories: Technology, design and test., , and . DTIS, page 1-7. IEEE, (2014)Efficient Tests for Realistic Faults in Dual-Port SRAMs., and . IEEE Trans. Computers, 51 (5): 460-473 (2002)Applying Thermal Side-Channel Attacks on Asymmetric Cryptography., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (11): 1930-1942 (2021)RESCUE: Interdependent Challenges of Reliability, Security and Quality in Nanoelectronic Systems., , , , , , , , , and 8 other author(s). CoRR, (2019)System Design for Computation-in-Memory: From Primitive to Complex Functions., , , , , and . VLSI-SoC, page 1-6. IEEE, (2022)Dealing with Non-Idealities in Memristor Based Computation-In-Memory Designs., , , , and . VLSI-SoC, page 1-6. IEEE, (2022)ECC design for fault-tolerant crossbar memories: A case study., , and . IDT, page 61-66. IEEE, (2010)BTI impact on SRAM sense amplifier., , and . IDT, page 1-6. IEEE, (2013)A DFT Scheme to Improve Coverage of Hard-to-Detect Faults in FinFET SRAMs., , , , , , and . DATE, page 792-797. IEEE, (2020)