( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
HLS-Based HW/SW Co-Design of the Post-Quantum Classic McEliece Cryptosystem.

, , , , и . FPL, стр. 52-59. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Núria Gel Moretó

Miguel Moreto

Beate Miquel

Miquel Marqués

Joan Miquel

 

Другие публикации лиц с тем же именем

Runtime-assisted cache coherence deactivation in task parallel programs., , , , и . SC, стр. 35:1-35:12. IEEE / ACM, (2018)Dynamic Cache Partitioning Based on the MLP of Cache Misses., , , и . Trans. High Perform. Embed. Archit. Compil., (2011)CPU Accounting in CMP Processors., , , , , и . IEEE Comput. Archit. Lett., 8 (1): 17-20 (2009)Adaptive Power Shifting for Power-Constrained Heterogeneous Systems., , , , , , и . IEEE Trans. Computers, 72 (3): 627-640 (марта 2023)On the use of many-core Marvell ThunderX2 processor for HPC workloads., , , и . J. Supercomput., 77 (4): 3315-3338 (2021)Functional Verification of a RISC-V Vector Accelerator., , , , , , , , , и 2 other автор(ы). IEEE Des. Test, 40 (3): 36-44 (июня 2023)A Security Model for Randomization-based Protected Caches., , , , и . IACR Cryptol. ePrint Arch., (2022)Evaluating Execution Time Predictability of Task-Based Programs on Multi-Core Processors., , , , и . Euro-Par Workshops (2), том 8806 из Lecture Notes in Computer Science, стр. 218-229. Springer, (2014)Evolutionary system for prediction and optimization of hardware architecture performance., , , , , , , и . IEEE Congress on Evolutionary Computation, стр. 1941-1948. IEEE, (2008)Towards Reconfigurable Accelerators in HPC: Designing a Multipurpose eFPGA Tile for Heterogeneous SoCs., , , , , , , , , и . DATE, стр. 628-631. IEEE, (2022)