( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Building energy-efficient multi-level cell STT-RAM caches with data compression.

, , , , и . ASP-DAC, стр. 751-756. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Li Li

Li Li

Li Li

Li Li

Li Li

 

Другие публикации лиц с тем же именем

CNNWire: Boosting Convolutional Neural Network with Winograd on ReRAM based Accelerators., , , , и . ACM Great Lakes Symposium on VLSI, стр. 283-286. ACM, (2019)AERIS: area/energy-efficient 1T2R ReRAM based processing-in-memory neural network system-on-a-chip., , , , , , , , и . ASP-DAC, стр. 146-151. ACM, (2019)Architecture exploration for ambient energy harvesting nonvolatile processors., , , , , , , , и . HPCA, стр. 526-537. IEEE Computer Society, (2015)SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator., , , , , , , , и . MICRO, стр. 696-709. IEEE Computer Society, (2018)NEST: DIMM based Near-Data-Processing Accelerator for K-mer Counting., , , , и . ICCAD, стр. 28:1-28:9. IEEE, (2020)Balancing Memory Accesses for Energy-Efficient Graph Analytics Accelerators., , , , , , , , , и 1 other автор(ы). ISLPED, стр. 1-6. IEEE, (2019)Hyperscale FPGA-as-a-service architecture for large-scale distributed graph neural network., , , , , , , , , и 4 other автор(ы). ISCA, стр. 946-961. ACM, (2022)Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads., , , , , , , и . HPCA, стр. 373-386. IEEE, (2019)Utilizing voltage-frequency islands in C-to-RTL synthesis for streaming applications., , , , и . DATE, стр. 992-995. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories., , , , , и . DAC, стр. 173:1-173:6. ACM, (2016)