Author of the publication

High-speed low-power decimation filter for wideband Delta-Sigma ADC.

, , , and . MWSCAS, page 591-594. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Single Miller capacitor compensated multistage amplifiers for large capacitive load applications., , and . ISCAS (1), page 493-496. IEEE, (2004)Audio Classification Algorithm for Hearing Aids Based on Robust Band Entropy Information., and . Inf., 13 (2): 79 (2022)A 0.8-1.2 V 10-50 MS/s 13-bit Subranging Pipelined-SAR ADC Using a Temperature-Insensitive Time-Based Amplifier., , , and . IEEE J. Solid State Circuits, 52 (11): 2991-3005 (2017)A Noise Reduction and Linearity Improvement Technique for a Differential Cascode LNA., , and . IEEE J. Solid State Circuits, 43 (3): 588-599 (2008)A Current Injection Built-In Test Technique for RF Low-Noise Amplifiers., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (7): 1794-1804 (2008)3-22GHz CMOS distributed single-balanced mixer., and . SoCC, page 93-96. IEEE, (2004)High-speed low-power decimation filter for wideband Delta-Sigma ADC., , , and . MWSCAS, page 591-594. IEEE, (2014)A Low-Power, Linearized, Ultra-Wideband LNA Design Technique., , and . IEEE J. Solid State Circuits, 44 (2): 320-330 (2009)An energy-efficient SAR ADC using a single-phase clocked dynamic comparator with energy and speed enhanced technique., and . IEICE Electron. Express, 14 (8): 20170219 (2017)Single Miller capacitor frequency compensation technique for low-power multistage amplifiers., , and . IEEE J. Solid State Circuits, 40 (3): 584-592 (2005)