( en | de | ru )

 

Disambiguation of "Zhang, Minglei"

Author of the publication

copydeleteadd this publication to your clipboard
An energy-efficient SAR ADC using a single-phase clocked dynamic comparator with energy and speed enhanced technique.

, and . IEICE Electron. Express, 14 (8): 20170219 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zhang Zhang

Meng Zhang

Methods and implementations of road-network matching. TU München, (2009)

Yan Zhang

Xianghong Zhang

Miao Zhang

 

Other publications of authors with the same name

An energy-efficient SAR ADC using a single-phase clocked dynamic comparator with energy and speed enhanced technique., and . IEICE Electron. Express, 14 (8): 20170219 (2017)A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices., , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (10): 2050-2060 (2018)A Unified Amplifier-Based CC-CV Linear Charger for Energy-Constrained Low-Power Applications., , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (2): 377-381 (2019)An 8-Bit 10-GS/s 16× Interpolation-Based Time-Domain ADC With <1.5-ps Uncalibrated Quantization Steps., , , and . IEEE J. Solid State Circuits, 55 (12): 3225-3235 (2020)A 20GS/s 8b Time-Interleaved Time-Domain ADC with Input-Independent Background Timing Skew Calibration., , , and . VLSI Circuits, page 1-2. IEEE, (2021)High-speed low-power decimation filter for wideband Delta-Sigma ADC., , , and . MWSCAS, page 591-594. IEEE, (2014)22.1 A 12GS/s 12b 4× Time-Interleaved Pipelined ADC with Comprehensive Calibration of TI Errors and Linearized Input Buffer., , , , and . ISSCC, page 388-390. IEEE, (2024)A Financial Embedded Vector Model and Its Applications to Time Series Forecasting., , , and . Int. J. Comput. Commun. Control, 13 (5): 881-894 (2018)A 1-MHz-Bandwidth Gm-C-Based Quadrature Bandpass Sigma-Delta Modulator Achieving -153.7-dBFS/Hz NSD With Background Calibration., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (3): 909-919 (2019)A 0.6-V 13-bit 20-MS/s Two-Step TDC-Assisted SAR ADC With PVT Tracking and Speed-Enhanced Techniques., , , and . IEEE J. Solid State Circuits, 54 (12): 3396-3409 (2019)