( en | de | ru )

 

Disambiguation of "Clark, Lawrence T."

Author of the publication

copydeleteadd this publication to your clipboard
Independent N and P process monitors for body bias based process corner correction.

, , , , and . CICC, page 1-4. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Clark Gorsler

Susanne Clark

Clark Nauschütz

Tim Clark

Lawrence Oshinowo

 

Other publications of authors with the same name

Low power fast and dense longest prefix match content addressable memory for IP routers., and . ISLPED, page 389-394. ACM, (2009)A Low Standby Power Flip-flop with Reduced Circuit and Control Complexity., , and . CICC, page 571-574. IEEE, (2007)ASAP7 predictive design kit development and cell design technology co-optimization: Invited paper., , and . ICCAD, page 992-998. IEEE, (2017)Reliable techniques for integrated circuit identification and true random number generation using 1.5-transistor flash memory., , and . Integr., (2019)Low-Power Race-Free Programmable Logic Arrays., and . IEEE J. Solid State Circuits, 44 (3): 935-946 (2009)Low-Power Dynamic Memory Word Line Decoding for Static Random Access Memories., , , and . IEEE J. Solid State Circuits, 43 (11): 2524-2532 (2008)Simple and accurate single event charge collection macro modeling for circuit simulation., and . ISCAS, page 1858-1861. IEEE, (2015)Reverse-body bias and supply collapse for low effective standby power., , and . IEEE Trans. Very Large Scale Integr. Syst., 12 (9): 947-956 (2004)ASAP5: A predictive PDK for the 5 nm node., and . Microelectron. J., (2022)Low-power high-performance nand match line content addressable memories., and . IEEE Trans. Very Large Scale Integr. Syst., 14 (8): 895-905 (2006)