( en | de | ru )

 

Disambiguation of "Chakradhar, Srimat T."

Author of the publication

copydeleteadd this publication to your clipboard
An Energy-Efficient Heterogeneous System for Embedded Learning and Classification.

, , and . IEEE Embed. Syst. Lett., 3 (1): 42-45 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chakradhar Narayan Sinha

T Peters

T Frieberg

T Neumann

T Attin

 

Other publications of authors with the same name

Automatic Test Generation Using Quadratic 0-1 Programming., , and . DAC, page 654-659. IEEE Computer Society Press, (1990)Elixir: A System to Enhance Data Quality for Multiple Analytics on a Video Stream., , , , , and . SMARTCOMP, page 98-107. IEEE, (2023)Quality programmable vector processors for approximate computing., , , , and . MICRO, page 1-12. ACM, (2013)A High Compression and Short Test Sequence Test Compression Technique to Enhance Compressions of LFSR Reseeding., , and . ATS, page 79-86. IEEE, (2007)Performance Analysis of Synchronized Iterative Algorithms on Multiprocessor Systems., and . IEEE Trans. Parallel Distributed Syst., 3 (6): 739-746 (1992)Partitioning and Reordering Techniques for Static Test Sequence Compaction of Sequential Circuits., and . Asian Test Symposium, page 452-457. IEEE Computer Society, (1998)Tamper Resistance Mechanisms for Secure, Embedded Systems., , and . VLSI Design, page 605-. IEEE Computer Society, (2004)ChiYun Compact: A Novel Test Compaction Technique for Responses with Unknown Values., , , and . ICCD, page 147-152. IEEE Computer Society, (2005)Sequential Circuits with combinational Test Generation Complexity., and . VLSI Design, page 111-117. IEEE Computer Society, (1996)Synthesis of Initializable Asynchronous Circuits., , , and . VLSI Design, page 383-388. IEEE Computer Society, (1994)