Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Deep Neural Network Approximation for Custom Hardware: Where We've Been, Where We're Going.

E. Wang, J. Davis, R. Zhao, H. Ng, X. Niu, W. Luk, P. Cheung, and G. Constantinides. ACM Comput. Surv., 52 (2): 40:1-40:39 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

ng-ho Yu

SuÌ ng-ho Kim

Ky ng-ho Yi

Ho-w Ch ng

Ho-s ng Yu

Other publications of authors with the same name

Honeycomb: ordered key-value store acceleration on an FPGA-based SmartNIC.J. Liu, A. Dragojevic, S. Flemming, A. Katsarakis, D. Korolija, I. Zablotchi, H. Ng, A. Kalia, and M. Castro. CoRR, (2023)Reconfigurable Acceleration of Short Read Mapping with Biological Consideration.H. Ng, I. Coleman, S. Liu, and W. Luk. FPGA, page 229-239. ACM, (2021)High-throughput cellular imaging with high-speed asymmetric-detection time-stretch optical microscopy under FPGA platform.H. Ng, M. Wang, B. Chung, B. Varma, M. Jaiswal, S. Ho, K. Tsia, H. Shum, and H. So. ReConFig, page 1-6. IEEE, (2016)ADAM: Automated Design Analysis and Merging for Speeding up FPGA Development.H. Ng, S. Liu, and W. Luk. FPGA, page 189-198. ACM, (2018)Investigating the Feasibility of FPGA-based Network Switches.J. Meng, N. Gebara, H. Ng, P. Costa, and W. Luk. ASAP, page 218-226. IEEE, (2019)Low-Latency In Situ Image Analytics With FPGA-Based Quantized Convolutional Neural Network.M. Wang, K. Lee, B. Chung, S. Bogaraju, H. Ng, J. Wong, H. Shum, K. Tsia, and H. So. IEEE Trans. Neural Networks Learn. Syst., 33 (7): 2853-2866 (2022)A Real-Time Object Detection Accelerator with Compressed SSDLite on FPGA.H. Fan, S. Liu, M. Ferianc, H. Ng, Z. Que, S. Liu, X. Niu, and W. Luk. FPT, page 14-21. IEEE, (2018)Towards FPGA-assisted spark: An SVM training acceleration case study.S. Ho, M. Wang, H. Ng, and H. So. ReConFig, page 1-6. IEEE, (2016)Memory-Efficient Architecture for Accelerating Generative Networks on FPGA.S. Liu, C. Zeng, H. Fan, H. Ng, J. Meng, Z. Que, X. Niu, and W. Luk. FPT, page 30-37. IEEE, (2018)Honeycomb: Ordered Key-Value Store Acceleration on an FPGA-Based SmartNIC.J. Liu, A. Dragojevic, S. Fleming, A. Katsarakis, D. Korolija, I. Zablotchi, H. Ng, A. Kalia, and M. Castro. IEEE Trans. Computers, 73 (3): 857-871 (March 2024)

BibSonomy

Disambiguation of "Ng, Ho-Cheung"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Deep Neural Network Approximation for Custom Hardware: Where We've Been, Where We're Going.

Please choose a person to relate this publication to

ng-ho Yu

SuÌ ng-ho Kim

Ky ng-ho Yi

Ho-w Ch ng

Ho-s ng Yu

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Ng, Ho-Cheung"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Deep Neural Network Approximation for Custom Hardware: Where We've Been, Where We're Going.

Please choose a person to relate this publication to

ng-ho Yu

SuÌ ng-ho Kim

Ky ng-ho Yi

Ho-w Ch ng

Ho-s ng Yu

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Deep Neural Network Approximation for Custom Hardware: Where We've Been, Where We're Going.