( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A new sigma-delta modulator architecture for testing using digital stimulus.

, , и . IEEE Trans. Circuits Syst. I Regul. Pap., 51-I (1): 206-213 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Bevan Cheeseman

Kilian Ong

Untersuchung von Schichtsystemen für kristallisierte Dünnschichtsiliziumsolarzellen auf Glas. TU Hamburg, (2009)

Kian Momeni

Kian Pakzad

Kian Yazdi

 

Другие публикации лиц с тем же именем

A new sigma-delta modulator architecture for testing using digital stimulus., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 51-I (1): 206-213 (2004)A Clock-Less Jitter Spectral Analysis Technique., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (8): 2263-2272 (2008)An FPGA-based re-configurable functional tester for memory chips., , , и . Asian Test Symposium, стр. 51-57. IEEE Computer Society, (2000)Self-Testing Second-Order Delta-Sigma Modulators Using Digital Stimulus., и . VTS, стр. 123-128. IEEE Computer Society, (2002)Delta-sigma modulator based mixed-signal BIST architecture for SoC., , и . ASP-DAC, стр. 669-674. ACM, (2003)A Scalable On-Chip Jitter Extraction Technique., , , и . VTS, стр. 267-272. IEEE Computer Society, (2004)Bit-Error-Rate Estimation for High-Speed Serial Links., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 53-I (12): 2616-2627 (2006)BER Estimation for Serial Links Based on Jitter Spectrum and Clock Recovery Characteristics., , и . ITC, стр. 1138-1147. IEEE Computer Society, (2004)A BIST Scheme for On-Chip ADC and DAC Testing., , и . DATE, стр. 216-220. IEEE Computer Society / ACM, (2000)Random Jitter Extraction Technique in a Multi-Gigahertz Signal., , , и . DATE, стр. 286-291. IEEE Computer Society, (2004)