( en | de | ru )

 

Disambiguation of "Palermo, Gianluca"

Author of the publication

copydeleteadd this publication to your clipboard
Exploration of Distributed Shared Memory Architectures for NoC-based Multiprocessors.

, , , and . ICSAMOS, page 144-151. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Denis Palermo

Gianluca Airaghi

Francesco Palermo

Gianluca Cama

Gianluca Valenti

 

Other publications of authors with the same name

Voltage island management in near threshold manycore architectures to mitigate dark silicon., , , and . DATE, page 1-6. European Design and Automation Association, (2014)Floorplan-aware hierarchical NoC topology with GALS interfaces., , , , , , and . ISCAS, page 652-655. IEEE, (2012)An efficient design space exploration methodology for multiprocessor SoC architectures based on response surface methods., , and . ICSAMOS, page 150-157. IEEE, (2008)Design Space Pruning and Computational Workload Splitting for Autotuning OpenCL Applications., , , and . RAPIDO, page 4:1-4:6. ACM, (2018)Floorplanning-aware design space exploration for application-specific hierarchical networks on-chip., , , , , , and . NoCArc@MICRO, page 31-36. ACM, (2011)A security monitoring service for NoCs., , and . CODES+ISSS, page 197-202. ACM, (2008)mARGOt: A Dynamic Autotuning Framework for Self-Aware Approximate Computing., , , and . IEEE Trans. Computers, 68 (5): 713-728 (2019)An industrial design space exploration framework for supporting run-time resource management on multi-core systems., , , , , , and . DATE, page 196-201. IEEE Computer Society, (2010)Emulating Transactional Memory on FPGA Multiprocessors., , , , and . ARCS, volume 6566 of Lecture Notes in Computer Science, page 74-85. Springer, (2011)Two-levels of adaptive buffer for virtual channel router in NoCs., , , , , and . VLSI-SoC, page 302-307. IEEE, (2011)