( en | de | ru )

 

Disambiguation of "Antreich, Kurt"

Author of the publication

copydeleteadd this publication to your clipboard
Circuit Optimization Driven by Worst-Case Distances.

, and . ICCAD, page 166-169. IEEE Computer Society, (1991)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kurt Antreich

Felix Antreich

Osman Kurt

Experimentelle Untersuchungen des Auftreffvorgangs von Sprays auf bewegter Zylinderoberfläche. Uni Bremen, (2009)

Tamás Kürthy

Hans Kürten

 

Other publications of authors with the same name

An accurate model for ambiguity delay simulation., and . EURO-DAC, page 563-567. IEEE Computer Society, (1990)Application of Fault Parallelism to the Automatic Test Pattern Generation for Sequential Circuits., and . Parallel Computer Architectures, volume 732 of Lecture Notes in Computer Science, page 234-245. Springer, (1993)Analog testing by characteristic observation inference., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (9): 1353-1368 (1999)A Test Design Method for Floating Gate Defects (FGD) in Analog Integrated Circuits., , and . DATE, page 78-83. IEEE Computer Society, (2002)Initial Sizing of Analog Integrated Circuits by Centering Within Topology-Given Implicit Specification., , , , and . ICCAD, page 241-246. IEEE Computer Society / ACM, (2003)The Sizing Rules Method for Analog Integrated Circuit Design., , , and . ICCAD, page 343-349. IEEE Computer Society, (2001)Circuit Optimization Driven by Worst-Case Distances., and . ICCAD, page 166-169. IEEE Computer Society, (1991)Analog performance space exploration by Fourier-Motzkin elimination with application to hierarchical sizing., , and . ICCAD, page 847-854. IEEE Computer Society / ACM, (2004)Distributed Test Pattern Generation for Stuck-At Faults in Sequential Circuits., , and . J. Electron. Test., 11 (3): 227-245 (1997)Iterative placement improvement by network flow methods., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 13 (10): 1189-1200 (1994)