Author of the publication

Poster: Development of ICA algorithm for V2X communications by using PreScan.

, , , and . VNC, page 167-168. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Poster: Development of ICA algorithm for V2X communications by using PreScan., , , and . VNC, page 167-168. IEEE, (2015)VLSI Implementation of BCH Error Correction for Multilevel Cell NAND Flash Memory., , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (5): 843-847 (2010)Memory access pattern-aware DRAM performance model for multi-core systems., , and . ISPASS, page 66-75. IEEE Computer Society, (2011)Demo: Human-Interactive Hardware-In-the-Loop Simulator for Cooperative Intelligent Transportation Systems and services., , , , , , , , and . VNC, page 169-170. IEEE, (2015)Memory Access Reduced Software Implementation of H.264/AVC Sub-pixel Motion Estimation Using Differential Data Encoding., , and . ISCAS, page 2898-2901. IEEE, (2007)Reducing off-chip memory traffic by selective cache management scheme in GPGPUs., , and . GPGPU@ASPLOS, page 110-119. ACM, (2012)Application of Deep Reinforcement Learning to Dynamic Verification of DRAM Designs., , , , , , , , , and 2 other author(s). DAC, page 523-528. IEEE, (2021)A simulation-based study for DRAM power reduction strategies in GPGPUs., , , and . ISCAS, page 1343-1346. IEEE, (2012)Performance analysis of multi-bank DRAM with increased clock frequency., , , and . ISCAS, page 2477-2480. IEEE, (2012)Fast Block Mode Decision for H.264/AVC on a Programmable Digital Signal Processor., , and . SiPS, page 169-174. IEEE, (2007)