( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Towards Automatic and Agile AI/ML Accelerator Design with End-to-End Synthesis.

, , , , , , , , , , , и . ASAP, стр. 218-225. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Wei Gu

Wei Gu

Sang-Chun Yeon

Yeon Ha

Wei Wei

 

Другие публикации лиц с тем же именем

A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance., , , и . IEEE J. Solid State Circuits, 43 (4): 855-863 (2008)An 8×5 Gb/s Parallel Receiver With Collaborative Timing Recovery., , , и . IEEE J. Solid State Circuits, 44 (11): 3120-3130 (2009)DNN Engine: A 28-nm Timing-Error Tolerant Sparse Deep Neural Network Processor for IoT Applications., , , и . IEEE J. Solid State Circuits, 53 (9): 2722-2731 (2018)Architectural Implications of Embedding Dimension during GCN on CPU and GPU., , и . CoRR, (2022)MAVFI: An End-to-End Fault Analysis Framework with Anomaly Detection and Recovery for Micro Aerial Vehicles., , , , , , , и . CoRR, (2021)INT2.1: Towards Fine-Tunable Quantized Large Language Models with Error Correction through Low-Rank Adaptation., , , , и . CoRR, (2023)Tabula: Efficiently Computing Nonlinear Activation Functions for Secure Neural Network Inference., , , , и . CoRR, (2022)EdgeBERT: Optimizing On-Chip Inference for Multi-Task NLP., , , , , , , , и . CoRR, (2020)A case for efficient accelerator design space exploration via Bayesian optimization., , , , , , и . ISLPED, стр. 1-6. IEEE, (2017)Replacing 6T SRAMs with 3T1D DRAMs in the L1 Data Cache to Combat Process Variability., , , и . IEEE Micro, 28 (1): 60-68 (2008)