Author of the publication

Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution.

, , , , , , and . DAC, page 71:1-71:6. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Cycle-Accurate Simulator for a Reconfigurable Multi-Media System., , , , and . IEICE Trans. Inf. Syst., 93-D (12): 3202-3210 (2010)Hybrid circuit-switched network for on-chip communication in large-scale chip-multiprocessors., , , and . J. Parallel Distributed Comput., 74 (9): 2818-2830 (2014)Hierarchical representation of on-chip context to reduce reconfiguration time and implementation area for coarse-grained reconfigurable architecture., , , , , , and . Sci. China Inf. Sci., 56 (11): 1-20 (2013)Implementation of AVS Jizhun decoder with HW/SW partitioning on a coarse-grained reconfigurable multimedia system., , , , , and . Sci. China Inf. Sci., 57 (8): 1-14 (2014)Memory-Aware Loop Mapping on Coarse-Grained Reconfigurable Architectures., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (5): 1895-1908 (2016)Energy Management on Battery-Powered Coarse-Grained Reconfigurable Platforms., , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (12): 3085-3098 (2015)Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution., , , , , , and . DAC, page 71:1-71:6. ACM, (2017)Low-Power Loop Parallelization onto CGRA Utilizing Variable Dual VDD., , , and . IEICE Trans. Inf. Syst., 98-D (2): 243-251 (2015)An Ultra-Low Power Binarized Convolutional Neural Network-Based Speech Recognition Processor With On-Chip Self-Learning., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (12): 4648-4661 (2019)PMCC: Fast and Accurate System-Level Power Modeling for Processors on Heterogeneous SoC., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (5): 540-544 (2017)