Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution.

Y. Lu, L. Liu, Y. Deng, J. Weng, Z. Li, C. Deng, and S. Wei. DAC, page 71:1-71:6. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shaojun Lu

Shaojun Tong

Wei Wei

Other publications of authors with the same name

A 2.69 Mbps/mW 1.09 Mbps/kGE Conjugate Gradient-based MMSE Detector for 64-QAM 128×8 Massive MIMO Systems.G. Peng, L. Liu, Q. Wei, Y. Wang, S. Yin, and S. Wei. A-SSCC, page 191-194. IEEE, (2018)Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution.Y. Lu, L. Liu, Y. Deng, J. Weng, Z. Li, C. Deng, and S. Wei. DAC, page 71:1-71:6. ACM, (2017)PAGAN: A Phase-Adapted Generative Adversarial Networks for Speech Enhancement.P. Li, Z. Jiang, S. Yin, D. Song, P. Ouyang, L. Liu, and S. Wei. ICASSP, page 6234-6238. IEEE, (2020)A 1/2.5 inch VGA 400 fps CMOS Image Sensor With High Sensitivity for Machine Vision.R. Xu, W. Ng, G. Yuan, S. Yin, and S. Wei. IEEE J. Solid State Circuits, 49 (10): 2342-2351 (2014)An Energy-Efficient Reconfigurable Processor for Binary-and Ternary-Weight Neural Networks With Flexible Data Bit Width.S. Yin, P. Ouyang, J. Yang, T. Lu, X. Li, L. Liu, and S. Wei. IEEE J. Solid State Circuits, 54 (4): 1120-1136 (2019)A Coarse-Grained Reconfigurable Architecture for Compute-Intensive MapReduce Acceleration.S. Liang, S. Yin, L. Liu, Y. Guo, and S. Wei. Computer Architecture Letters, 15 (2): 69-72 (2016)Memory fartitioning-based modulo scheduling for high-level synthesis.T. Lu, S. Yin, X. Yao, Z. Xie, L. Liu, and S. Wei. ISCAS, page 1-4. IEEE, (2017)Reconfigurable computing - evolution of Von Neumann architecture.S. Wei. FPT, IEEE, (2010)Data cache prefetching via context directed pattern matching for coarse-grained reconfigurable arrays.C. Yang, L. Liu, S. Yin, and S. Wei. DAC, page 64:1-64:6. ACM, (2016)Polyhedral model based mapping optimization of loop nests for CGRAs.D. Liu, S. Yin, L. Liu, and S. Wei. DAC, page 19:1-19:8. ACM, (2013)

BibSonomy

Disambiguation of "Wei, Shaojun"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution.

Please choose a person to relate this publication to

Shaojun Lu

Shaojun Tong

Wei Wei

Wei Wei

Wei Wei

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Wei, Shaojun"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution.

Please choose a person to relate this publication to

Shaojun Lu

Shaojun Tong

Wei Wei

Wei Wei

Wei Wei

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution.