Author of the publication

SPIRIT: a highly robust combinational test generation algorithm.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (12): 1446-1458 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Built-in self-test for folded bit-line Mbit DRAMs.. Integr., 21 (1-2): 95-112 (1996)Detection of Delay Faults in Memory Address Decoders.. J. Electron. Test., 16 (4): 381-387 (2000)Constructing Augmented Multimode Compactors.. VTS, page 29-34. IEEE Computer Society, (2008)Fully X-tolerant, very high scan compression., , , and . DAC, page 362-367. ACM, (2010)Constructing augmented time compactors.. European Test Symposium, page 151-156. IEEE Computer Society, (2010)A class of sequential circuits with combinational test generation complexity under single-fault assumption., , and . Asian Test Symposium, page 398-403. IEEE Computer Society, (2000)SPIRIT: A Highly Robust Combinational Test Generation Algorithm., and . VTS, page 346-351. IEEE Computer Society, (2001)Understanding Yield Losses in Logic Circuits., , , , , and . IEEE Des. Test Comput., 21 (3): 208-215 (2004)Two-Step Dynamic Encoding for Linear Decompressors.. ATS, page 330-335. IEEE Computer Society, (2014)Yield Analysis of Logic Circuits., , , , , and . VTS, page 103-108. IEEE Computer Society, (2004)