( en | de | ru )

 

Disambiguation of "Paul, Steffen"

Author of the publication

copydeleteadd this publication to your clipboard
Towards Dynamic Fault Tolerance for Hardware-Implemented Artificial Neural Networks: A Deep Learning Approach.

, , and . CoRR, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Paul Steffen

Steffen Paul

Steffen Paul

Steffen Paul

Paul Steffen

 

Other publications of authors with the same name

Parameter identification for behavioral modeling of analog components including degradation., , , , and . MIXDES, page 336-340. IEEE, (2016)Stochastic LUT-based reliability-aware design method for operation point dependent CMOS circuits., , , , , and . MIXDES, page 363-368. IEEE, (2016)Model for energy optimization of baseband architectures in wireless communications., and . WSA, page 269-273. IEEE, (2012)Two-stage space-time receiver for UMTS frequency division duplex., , , and . WSA, page 231-234. IEEE, (2004)Comparison of Implementation and Recovery for Multi Channel Compressed Sensing., , , and . ISCAS, page 1-5. IEEE, (2018)Topology-Driven Reliability Assessment of Integrated Circuits., , and . MIXDES, page 198-203. IEEE, (2018)Hardware-accelerated reconstruction of compressed neural signals based on inpainting., , , , , , and . MIXDES, page 399-404. IEEE, (2016)Low complexity QR-decomposition architecture using the logarithmic number system., , and . DATE, page 97-102. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Reliability analysis for integrated circuit amplifiers used in neural measurement systems., , , and . DATE, page 713-716. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Compact first order temperature-compensated CMOS current reference., and . ICECS, page 322-325. IEEE, (2017)