Author of the publication

A 76.6dB-SNDR 50MHz-BW 29.2mW Noise-Coupling-Assisted CT Sturdy MASH ΔΣ Modulator with 1.5b/4b Quantizers in 28nm CMOS.

, , , , , and . ISSCC, page 336-338. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Live Demonstration: Designing CT BP ΣΔ Modulators with www.sigma-delta.de., and . ISCAS, page 1-. IEEE, (2018)An Arbiter PUF employing eye-opening oscillation for improved noise suppression., , and . ISCAS, page 1-5. IEEE, (2018)Incremental Sturdy-MASH Sigma-Delta Modulator with Reduced Sensitivity to DAC Mismatch., , , and . ISCAS, page 1-5. IEEE, (2019)Finite Gain-Bandwidth of Q Enhancement in Bandpass CT ΣΔ Modulator and Compensation., , and . ISCAS, page 1-5. IEEE, (2019)A 0.4-V Gm-C Proportional-Integrator-Based Continuous-Time ΔΣ Modulator With 50-kHz BW and 74.4-dB SNDR., , , , , and . IEEE J. Solid State Circuits, 53 (11): 3256-3267 (2018)A 232-Channel Epiretinal Stimulator ASIC., , , and . IEEE J. Solid State Circuits, 42 (12): 2946-2959 (2007)A Nyquist Rate SAR ADC Employing Incremental Sigma Delta DAC Achieving Peak SFDR = 107 dB at 80 kS/s., , , and . IEEE J. Solid State Circuits, 53 (5): 1493-1507 (2018)A 0.9-V DAC-Calibration-Free Continuous-Time Incremental Delta-Sigma Modulator Achieving 97-dB SFDR at 2 MS/s in 28-nm CMOS., , , , , and . IEEE J. Solid State Circuits, 57 (11): 3407-3417 (2022)Erratum to Ä High-Voltage Compliance, 32-Channel Digitally Interfaced Neuromodulation System-on-Chip"., , , , , and . IEEE J. Solid State Circuits, 56 (10): 3203 (2021)In Vitro Study of Artifact-Recovery Using a 32-Channel Neuromodulator Platform., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (9): 3474-3483 (September 2023)