Author of the publication

Reducing Branch Misprediction Penalty via Selective Branch Recovery.

, , and . HPCA, page 254-264. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Optimal Task Scheduling for Distributed Cluster With Active Storage Devices and Accelerated Nodes., , , , , , , and . IEEE Access, (2018)Scalable Load and Store Processing in Latency-Tolerant Processors., , , , and . IEEE Micro, 26 (1): 30-39 (2006)Virtual Register Renaming., , and . ARCS, volume 7767 of Lecture Notes in Computer Science, page 86-97. Springer, (2013)Optimized Distribution of an Accelerated Convolutional Neural Network across Multiple FPGAs., , , , , and . FCCM, page 235. IEEE, (2020)FeatherNet: An Accelerated Convolutional Neural Network Design for Resource-constrained FPGAs., , , , , , and . ACM Trans. Reconfigurable Technol. Syst., 12 (2): 6:1-6:27 (2019)Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors., , and . MICRO, page 423-. IEEE Computer Society, (2003)A Mediation Layer for Connecting Data-Intensive Applications to Reconfigurable Data Nodes., , , , , , , , , and . ICCCN, page 1-9. IEEE, (2013)Minimalist Design for Accelerating Convolutional Neural Networks for Low-End FPGA Platforms., , , , , , and . FCCM, page 196. IEEE Computer Society, (2017)RASSD: A dynamically reconfigurable active storage device for energy efficient data analytics., , , , , and . ICEAC, page 81-86. IEEE, (2013)An operating system for a Reconfigurable Active SSD processing node., , , , , , , , and . ICT, page 1-6. IEEE, (2012)