Author of the publication

SAT-Based Test Pattern Generation with Improved Dynamic Compaction.

, , , and . VLSI Design, page 56-61. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Robust tests for parity trees., and . J. Electron. Test., 1 (3): 191-200 (1990)Static test compaction for diagnostic test sets of full-scan circuits., and . IET Comput. Digit. Tech., 4 (5): 365-373 (2010)Same/different fault dictionary: an extended pass/fail fault dictionary with improved diagnostic resolution., and . IET Comput. Digit. Tech., 3 (1): 85-93 (2009)Primary input cones based on test sequences in synchronous sequential circuits., and . IET Comput. Digit. Tech., 5 (1): 16-24 (2011)Sizes of test sets for path delay faults using strong and weak non-robust tests., and . IET Comput. Digit. Tech., 5 (5): 405-414 (2011)Test compaction methods for transition faults under transparent-scan., and . IET Comput. Digit. Tech., 3 (4): 315-328 (2009)Augmented Shuffle-Exchange Multistage Interconnection Networks., and . Computer, 20 (6): 30-40 (1987)Correcting Unidirectional Errors with Nonpositive Hopfield Networks., , and . ICNN, page 2933-2938. IEEE, (1995)Layout Resynthesis by Applying Design-for-manufacturability Guidelines to Avoid Low-coverage Areas of a Cell-based Design., , , , and . ACM Trans. Design Autom. Electr. Syst., 24 (4): 42:1-42:19 (2019)Test Generation for Synchronous Sequential Circuits Using Multiple Observation Times., and . FTCS, page 52-59. IEEE Computer Society, (1991)