( en | de | ru )

 

Disambiguation of "Cheung, Peter Y. K."

Author of the publication

copydeleteadd this publication to your clipboard
Performance-Area Trade-Off of Address Generators for Address Decoder-Decoupled Memory.

, , and . DATE, page 902-908. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mutlu Kocab y k

Giselle Cheung

Tobias Cheung

Alvin Cheung

Frank Cheung

 

Other publications of authors with the same name

Kernel-based Adaptive Image Sampling., , and . VISAPP (1), page 25-32. SciTePress, (2014)A Gaussian Noise Generator for Hardware-Based Simulations., , , and . IEEE Trans. Computers, 53 (12): 1523-1534 (2004)Performance Comparison of Graphics Processors to Reconfigurable Logic: A Case Study., , , and . IEEE Trans. Computers, 59 (4): 433-448 (2010)Model-based fault diagnosis of sequential circuits and its acceleration., , and . EURO-DAC, page 224-229. EEE Computer Society, (1991)Degradation in FPGAs: measurement and modelling., , , and . FPGA, page 229-238. ACM, (2010)Improved delay measurement method in FPGA based on transition probability., and . FPGA, page 163-172. ACM, (2011)On the feasibility of early routing capacitance estimation for FPGAs., , and . FPL, page 234-239. IEEE, (2007)A Digit-Serial Structure for Reconfigurable Multipliers., , and . FPL, volume 2147 of Lecture Notes in Computer Science, page 565-573. Springer, (2001)Within-die delay variability in 90nm FPGAs and beyond., and . FPT, page 97-104. IEEE, (2006)Concurrently optimizing FPGA architecture parameters and transistor sizing: Implications for FPGA design., , , and . FPT, page 54-61. IEEE Computer Society, (2009)