( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A construction of back-propagation neural networks including time delay elements (BPD).

, , и . Syst. Comput. Jpn., 27 (10): 79-88 (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Shin'ichiro Nakamura

Makoto Nakamura

Akira Nakamura

Hideki Nakamura

Hatsuo Nakamura

 

Другие публикации лиц с тем же именем

Toward Architecting and Designing Novel Computers.. Asia-Pacific Computer Systems Architecture Conference, том 2823 из Lecture Notes in Computer Science, стр. 8-13. Springer, (2003)Automated Design of Wave Pipelined Multiport Register Files., , , , и . ASP-DAC, стр. 197-202. IEEE, (1998)Power Estimation of Partitioned Register Files in a Clustered Architecture with Performance Evaluation., , и . IEICE Trans. Inf. Syst., 90-D (3): 627-636 (2007)Guest Editors' Introduction: ICFPT 2007., и . ACM Trans. Reconfigurable Technol. Syst., 2 (2): 7:1-7:2 (2009)Cool Chips III.. IEEE Micro, 20 (6): 83-84 (2000)The Convergence of Asynchronous Iterations for the Fixed Point of a Splitting Operator., и . Parallel Algorithms Appl., 7 (3-4): 229-235 (1995)A Competitive Learning Algorithm with Controlling Maximum Distortion., , , и . J. Adv. Comput. Intell. Intell. Informatics, 9 (2): 166-174 (2005)Realization of computers using programmable logic units., , , , и . Syst. Comput. Jpn., 18 (8): 47-56 (1987)A scheduling method for instruction-level parallel processing of vectorand scalar instructions., , , , и . Syst. Comput. Jpn., 30 (13): 23-33 (1999)Performance evaluation of a computer using programmable logic units., , , , и . Syst. Comput. Jpn., 18 (8): 57-66 (1987)