Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Low voltage 2-stage and 3-stage push-pull output amplifiers in 65-nm CMOS technology.

U. Dasgupta. ISIC, page 1-4. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shivaji Dasgupta

Sumesh Udayakumaran

Andreyasa Udayana

Shyamal Dasgupta

Subho Dasgupta

Other publications of authors with the same name

9.1 A self-calibrating NFC SoC with a triple-mode reconfigurable PLL and a single-path PICC-PCD receiver in 0.11μm CMOS.W. Lien, T. Choke, Y. Tan, M. Kong, E. Low, D. Li, L. Jin, H. Zhang, C. Leow, S. Chew and 8 other author(s). ISSCC, page 158-159. IEEE, (2014)An asynchronous sub-two-step quantizer for continuous-time sigma-delta modulators.X. Tan, P. Chan, and U. Dasgupta. ISCAS, page 710-713. IEEE, (2014)A Sub-1-V 65-nm MOS Threshold Monitoring-Based Voltage Reference.X. Tan, P. Chan, and U. Dasgupta. IEEE Trans. Very Large Scale Integr. Syst., 23 (10): 2317-2321 (2015)Design, Analysis, and Implementation of Analog Complex Filter for Low-IF Wireless LAN Application.T. Teo, E. Khoo, D. Uday, and C. Tear. VLSI Design, page 416-. IEEE Computer Society, (2004)A versatile three-stage operational amplifier with Second-stage Bypass Compensation.U. Dasgupta, G. Ong, J. Cao, and S. Chew. ISIC, page 232-235. IEEE, (2014)Effects of resistive loading on unity gain frequency of two-stage CMOS operational amplifiers.U. Dasgupta, and Y. Xu. ISCAS (1), page 361-364. IEEE, (2003)Low-voltage linear OTA with rail-to-rail differential mode input signal capability.X. Zhang, M. Li, and U. Dasgupta. ICECS, page 603-606. IEEE, (1999)High Power-supply Rejection Low Drop-out Regulator.U. Dasgupta, and A. Tanzil. ISCAS, page 824-827. IEEE, (2009)Low voltage 2-stage and 3-stage push-pull output amplifiers in 65-nm CMOS technology.U. Dasgupta. ISIC, page 1-4. IEEE, (2016)

BibSonomy

Disambiguation of "Dasgupta, Uday"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Low voltage 2-stage and 3-stage push-pull output amplifiers in 65-nm CMOS technology.

Please choose a person to relate this publication to

Shivaji Dasgupta

Sumesh Udayakumaran

Andreyasa Udayana

Shyamal Dasgupta

Subho Dasgupta

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Dasgupta, Uday"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Low voltage 2-stage and 3-stage push-pull output amplifiers in 65-nm CMOS technology.

Please choose a person to relate this publication to

Shivaji Dasgupta

Sumesh Udayakumaran

Andreyasa Udayana

Shyamal Dasgupta

Subho Dasgupta

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Low voltage 2-stage and 3-stage push-pull output amplifiers in 65-nm CMOS technology.