( en | de | ru )

 

Disambiguation of "Taskin, Baris"

Author of the publication

copydeleteadd this publication to your clipboard
A Novel Static D-Flip-Flop Topology for Low Swing Clocking.

, , , , and . ACM Great Lakes Symposium on VLSI, page 301-306. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Baris Yanik

Taskin Tuna

Baris Ünver

Caroline Barisch

Baris Serifsoy

 

Other publications of authors with the same name

Post-CTS Delay Insertion., and . VLSI Design, (2010)Synchronization scheme for brick-based rotary oscillator arrays., and . ACM Great Lakes Symposium on VLSI, page 117-122. ACM, (2012)Delay insertion method in clock skew scheduling., and . ISPD, page 47-54. ACM, (2005)Performance optimization of single-phase level-sensitive circuits using time borrowing and non-zero clock skew., and . Timing Issues in the Specification and Synthesis of Digital Systems, page 111-118. ACM, (2002)FinFET-Based Low-Swing Clocking., , , , and . JETC, 12 (2): 13:1-13:20 (2015)CROA: Design and Analysis of the Custom Rotary Oscillatory Array., and . IEEE Trans. Very Large Scale Integr. Syst., 19 (10): 1837-1847 (2011)Design Methodology for Voltage-Scaled Clock Distribution Networks., , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (10): 3080-3093 (2016)SnackNoC: Processing in the Communication Layer., , , , and . HPCA, page 461-473. IEEE, (2020)Leakage current analysis for intra-chip wireless interconnects., and . ISQED, page 49-53. IEEE, (2010)A charge recovery logic system bus., and . SLIP, page 1-4. IEEE Computer Society, (2017)