( en | de | ru )

 

Disambiguation of "Chen, Liang-Gee"

Author of the publication

copydeleteadd this publication to your clipboard
3-D perception enhancement in autostereoscopic TV by depth cue for 3-D model interaction.

, , , and . ICCE, page 279-282. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liang Chen

Liang Chen

Liang Chen

Liang-chi Chen

Yen-liang Chen

 

Other publications of authors with the same name

Low-power multi-processor system architecture design for universal biomedical signal processing., , and . ISCAS, page 857-860. IEEE, (2013)CDSP: an application-specific digital signal processor for third generation wireless communications., , and . IEEE Trans. Consumer Electronics, 47 (3): 672-677 (2001)Reconfigurable architecture for video applications., , , , and . SoCC, page 21-24. IEEE, (2007)An efficient architecture for two-dimensional discrete wavelet transform., and . IEEE Trans. Circuits Syst. Video Techn., 11 (4): 536-545 (2001)Analysis and architecture design of block-coding engine for EBCOT in JPEG 2000., , , and . IEEE Trans. Circuits Syst. Video Techn., 13 (3): 219-230 (2003)Efficient Architecture Design of Motion-Compensated Temporal Filtering/Motion Compensated Prediction Engine., , , , , and . IEEE Trans. Circuits Syst. Video Techn., 18 (1): 98-109 (2008)A 212MPixels/s 4096×2160p multiview video encoder chip for 3D/quad HDTV applications., , , , , , , , , and 2 other author(s). ISSCC, page 154-155. IEEE, (2009)A data-interlacing architecture with two-dimensional data-reuse for full-search block-matching algorithm., and . IEEE Trans. Circuits Syst. Video Techn., 8 (2): 124-127 (1998)Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform., , and . APCCAS (1), page 383-388. IEEE, (2002)A 100 MHz 1920×1080 HD-Photo 20 frames/sec JPEG XR encoder design., , , , , , , , , and . ICIP, page 1384-1387. IEEE, (2008)