( en | de | ru )

 

Disambiguation of "Panda, Rajendran"

Author of the publication

copydeleteadd this publication to your clipboard
On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise.

, , , , , , , and . DAC, page 162-167. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chitra Rajendran

Vidyalakshmi Rajendran

Satyananda Panda

Lawrence Rajendran

Ranjithkumar Rajendran

 

Other publications of authors with the same name

Stand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing., , , , , , and . DAC, page 436-441. ACM Press, (1999)Stochastic Power Grid Analysis Considering Process Variations, , , and . CoRR, (2007)Worst case clock skew under power supply variations., , , , , , and . Timing Issues in the Specification and Synthesis of Digital Systems, page 22-28. ACM, (2002)On the interaction of power distribution network with substrate., , and . ISLPED, page 388-393. ACM, (2001)Signal integrity management in an SoC physical design flow., , , and . ISPD, page 39-46. ACM, (2003)On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise., , , , , , , and . DAC, page 162-167. IEEE, (2007)A stochastic approach To power grid analysis., , , , and . DAC, page 171-176. ACM, (2004)Coupling Noise., , and . Handbook of Algorithms for Physical Design Automation, Auerbach Publications, (2008)Impact of stress-induced backflow on full-chip electromigration risk assessment., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (6): 1038-1046 (2006)Optimal placement of power-supply pads and pins., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (1): 144-154 (2006)