Author of the publication

Design for Eliminating Operation Specific Power Signatures from Digital Logic.

, , , , and . ACM Great Lakes Symposium on VLSI, page 111-116. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Secure Integrity Checking System for Nanoelectronic Resistive RAM., , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (2): 416-429 (2019)Robust Chaos With Novel 4-Transistor Maps., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (3): 914-918 (March 2023)Energy-efficient memcapacitive physical reservoir computing system for temporal data processing., , , , and . CoRR, (2023)Design for Eliminating Operation Specific Power Signatures from Digital Logic., , , , and . ACM Great Lakes Symposium on VLSI, page 111-116. ACM, (2019)DC modelling of SOI four-gate transistor (G4FET) for implementation in circuit simulator using multivariate regression polynomial., and . IET Circuits Devices Syst., 13 (1): 12-20 (2019)Design of a Reconfigurable Chaos Gate with Enhanced Functionality Space in 65nm CMOS., , , , and . MWSCAS, page 1016-1019. IEEE, (2018)A Chaos-Based Complex Micro-instruction Set for Mitigating Instruction Reverse Engineering., , , , and . J. Hardw. Syst. Secur., 4 (2): 69-85 (2020)Design of a Dynamic Parameter-Controlled Chaotic-PRNG in a 65nm CMOS process., , and . CoRR, (2021)Modeling of Silicon Photomultiplier Based on Perimeter Gated Single Photon Avalanche Diode., , and . MWSCAS, page 1110-1113. IEEE, (2019)Design Considerations for Insulator Metal Transition based Artificial Neurons., , , and . MWSCAS, page 1131-1134. IEEE, (2019)