Author of the publication

Optimal Checkpoint Selection with Dual-Modular Redundancy Hardening.

, , , , and . IEEE Trans. Computers, 64 (7): 2036-2048 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

System-level performance analysis of multiprocessor system-on-chips by combining analytical model and execution time variation., and . Microprocess. Microsystems, 38 (3): 233-245 (2014)A dataflow specification for system level synthesis of 3D graphics applications., , and . ASP-DAC, page 78-84. ACM, (2001)A Parallel Simulation Technique for Multicore Embedded Systems and Its Performance Analysis., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (1): 121-131 (2012)Explaining Neural Networks Using Attentive Knowledge Distillation., and . Sensors, 21 (4): 1280 (2021)Fast design space exploration framework with an efficient performance estimation technique., , , , and . ESTIMedia, page 27-32. IEEE Computer Society, (2004)LNA topologies for RX carrier aggregation., , , and . ISOCC, page 21-22. IEEE, (2016)BP-GAN: Interpretable Human Branchpoint Prediction Using Attentive Generative Adversarial Networks., , and . IEEE Access, (2020)Special Issue on Information and Communication Technologies for Smart City., , and . Int. J. Syst. Assur. Eng. Manag., 11 (4): 765-767 (2020)A task remapping technique for reliable multi-core embedded systems., , , , , and . CODES+ISSS, page 307-316. ACM, (2010)Fast Communication Architecture Exploration of Processor Pool-Based MPSoC via Static Performance Analysis., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (3): 468-472 (2011)