Author of the publication

A novel low-power low-voltage Class D amplifier with feedback for improving THD, power efficiency and gain linearity.

, , , and . ISCAS (1), page 635-638. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Asynchronous Dual-Rail Multiplier based on Energy-Efficient STFB Templates., , and . ISCAS, page 3267-3270. IEEE, (2007)A Low Energy FFT/IFFT Processor for Hearing Aids., , and . ISCAS, page 1169-1172. IEEE, (2007)Low-voltage asynchronous adders for low power and high speed applications., , and . ISCAS (1), page 873-876. IEEE, (2002)A Performance Comparison on Asynchronous Matched-delay Templates., , and . ISCAS, page 1008-1011. IEEE, (2009)A low-voltage micropower asynchronous multiplier for a multiplierless FIR filter., , and . ISCAS (5), page 381-384. IEEE, (2003)A novel sampling process and pulse generator for a low distortion digital pulse-width modulator for digital class D amplifiers., , , and . ISCAS (4), page 504-507. IEEE, (2003)Energy-Efficient Synchronous-Logic and Asynchronous-Logic FFT/IFFT Processors., , and . IEEE J. Solid State Circuits, 42 (9): 2034-2045 (2007)Low power sub-threshold asynchronous quasi-delay-insensitive 32-bit arithmetic and logic unit based on autonomous signal-validity half-buffer., , , and . IET Circuits Devices Syst., 9 (4): 309-318 (2015)Polyominoes tiling by a genetic algorithm., and . Comput. Optim. Appl., 6 (3): 273-291 (1996)Designing globally-asynchronous-locally-system from multi-rate Simulink model., and . NEWCAS, page 1-4. IEEE, (2013)