Author of the publication

A novel sampling process and pulse generator for a low distortion digital pulse-width modulator for digital class D amplifiers.

, , , and . ISCAS (4), page 504-507. IEEE, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Polyominoes tiling by a genetic algorithm., and . Comput. Optim. Appl., 6 (3): 273-291 (1996)Low power sub-threshold asynchronous quasi-delay-insensitive 32-bit arithmetic and logic unit based on autonomous signal-validity half-buffer., , , and . IET Circuits Devices Syst., 9 (4): 309-318 (2015)Energy-Efficient Synchronous-Logic and Asynchronous-Logic FFT/IFFT Processors., , and . IEEE J. Solid State Circuits, 42 (9): 2034-2045 (2007)An Ultra-Low Power Asynchronous-Logic In-Situ Self-Adaptive VDD System for Wireless Sensor Networks., , , and . IEEE J. Solid State Circuits, 48 (2): 573-586 (2013)Unsupervised Domain Adaptation with Histogram-gated Image Translation for Delayered IC Image Analysis., , , , , and . CoRR, (2022)Designing globally-asynchronous-locally-system from multi-rate Simulink model., and . NEWCAS, page 1-4. IEEE, (2013)High performance low overhead template-based Cell-Interleave Pipeline (TCIP) for asynchronous-logic QDI circuits., , , , , and . ISCAS, page 1762-1765. IEEE, (2016)Low power sub-threshold asynchronous QDI Static Logic Transistor-level Implementation (SLTI) 32-bit ALU., , , and . ISCAS, page 353-356. IEEE, (2013)Low delay-variation sub-/near-threshold asynchronous-to-synchronous interface controller for GALS Network-on-Chips., , , and . APCCAS, page 5-8. IEEE, (2014)A Performance Comparison on Asynchronous Matched-delay Templates., , and . ISCAS, page 1008-1011. IEEE, (2009)