Author of the publication

On the Coverage of Delay Faults in Scan Designs with Multiple Scan Chains.

, and . ICCD, page 206-209. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Switching Activity as a Test Compaction Heuristic for Transition Faults., and . IEEE Trans. Very Large Scale Integr. Syst., 18 (9): 1357-1361 (2010)Padding of Multicycle Broadside and Skewed-Load Tests.. IEEE Trans. Very Large Scale Integr. Syst., 27 (11): 2587-2595 (2019)Generation of Mixed Test Sets for Transition Faults.. IEEE Trans. Very Large Scale Integr. Syst., 20 (10): 1895-1899 (2012)Computing Two-Pattern Test Cubes for Transition Path Delay Faults.. IEEE Trans. Very Large Scale Integr. Syst., 21 (3): 475-485 (2013)A Test Selection Procedure for Improving the Accuracy of Defect Diagnosis.. IEEE Trans. Very Large Scale Integr. Syst., 24 (8): 2759-2767 (2016)On Functional Broadside Tests With Functional Propagation Conditions., and . IEEE Trans. Very Large Scale Integr. Syst., 19 (6): 1094-1098 (2011)Improving the stuck-at fault coverage of functional test sequences by using limited-scan operations., and . IEEE Trans. Very Large Scale Integr. Syst., 12 (7): 780-788 (2004)Selecting Functional Test Sequences for Defect Diagnosis.. IEEE Trans. Very Large Scale Integr. Syst., 26 (10): 2160-2164 (2018)Bit-Complemented Test Data to Replace the Tail of a Fault Coverage Curve.. IEEE Trans. Very Large Scale Integr. Syst., 32 (4): 609-618 (April 2024)Sharing of Compressed Tests Among Logic Blocks.. IEEE Trans. Very Large Scale Integr. Syst., 31 (4): 421-430 (April 2023)